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See www.chrec.org for more info
• SSIVP is a research mission at Pittsburgh CHREC Site
o NSF Center for High-Performance 
Reconfigurable Computing (CHREC)
• Founded in 2007
• Comprises 4 university sites and 
over 30 industry and government partners
• SSIVP is collaborative effort
o Builds on success and experience of 
STP-H5/CSP experiment 
o Key development partners:
• DoD Space Test Program
• NASA Goddard Space Flight Center 
• University of Pittsburgh’s –
Mechanical Engineering and Materials Science
Department & Electric Power Systems Laboratory    
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Space Test Program – Houston  
• Provides sole interface to NASA for all DoD 
payloads on International Space Station (ISS)
• Provides timely spaceflight, payload readiness, 
management, and technical support for safety 
and integration
History of Mission Success
• Build upon successes of HREP, MISSE 6/7/8, STP-
H3, STP-H4, STP-H5 while incorporating valuable 
lessons learned
• STP in-house contractor (MEI Technologies) expertise 
allows for aggressive 2-year build/integration schedule
• Aerospace Corp provides assistance to Houston team 
with leadership and mission assurance roles
Image Courtesy DoD Space Test Program
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CSP The Concept
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Fault-Tolerant 
Computing
C
PS
preconfigured 
& adaptive
Multifaceted Hybrid
Space Computing
Hybrid system
(commercial + rad-hard)
Hybrid processor
(multicore CPU + 
FPGA subsystem)
Robust Design 
(Novel mix of COTS, 
rad-hard, & FTCA)
CHREC Space Processor (CSPv1)
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Easy Development with CSP
• Selective component population scheme supports 
Engineering Model (EM) and Flight Design
• Rapid and cost-effective design prototyping using 
evaluation kit or Zedboard / Zybo / Pynq board
• Downloadable example software designs and 
configurations (Linux/RTEMs cFE etc…)
Specifications: 
•Xilinx Zynq 7020 (ARM dual-
core Cortex-A9 + Artix-7 FPGA)
• (1-4) GB NAND Flash
• (256 MB–1 GB)  DDR3 
•Dedicated Watchdog Unit
• Internal Power Regulation
• 26 Configurable 
ARM GPIO Pins
• 12 Single-Ended 
FPGA I/O Pins
• 24 High-Speed 
Differential Pairs
Flight Heritage on STP-H5, 
Radiation & Env. Tested
Order at spacemicro.com
CSPv1
Rev. B
Eval Kit STP-H5 Flight Unit SuperCSP
µCSP Rev. B Flight Computer
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Specifications: 
•SmartFusion 2 (ARM Cortex-M3 + FPGA) 
• 64 Mb NOR Flash
• 1 Gb LPDDR3 
•Dedicated Watchdog Unit
•ADC for board temp and 2 ch. For flyleaded
measurements 
Even Smaller Solutions…
• Multifaceted hybrid processor at 
center of CSP Concept
• Even lower SWaP-C profile than CSPv1 for 
small spacecraft missions
• Provided template for “Smart Module” designs
µCSP
(Bottom)
µCSP
(Top)
µCSP Eval
w/ Smart Module
µCSP Eval
(Top)
µCSP
Reference
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Core Flight Executive 
Description
• NASA Goddard’s reusable
flight-software framework
• Open source version of cFE and cFS
available at SourceForge
• Additional information at cfs.gsfc.nasa.gov and 
coreflightsoftware.org
• Perform local device  management, software
messaging, & event generation
• Flight heritage on multiple missions, 
but specifically STP-H5/CSP
Core Components
• Core Flight Executive (cFE)
• Mission-independent software services
• Core Flight System (cFS)
• Applications and libraries running on cFE
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SSIVP Introduction
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STP-H6 will be integrated and flown under the management and direction of the Department of Defense 
Space Test Program Human Spaceflight Payloads Office. Image Courtesy DoD Space Test Program.
3U computing payload (5 CSPs, 
1 µCSP, Power, Backplane)
2 image sensors
SSIVP will evaluate several GaN
HEMTs and controllers
Develop, demonstrate, and evaluate next-
gen technologies for space supercomputing, 
featuring image and video processing
Motivation STP-H6 
Pallet
Run parallel jobs and apps from 
ground (just like those sent to 
HPC center), but to cluster in 
space instead 
STP-H6 Location 
13 Image Courtesy DoD Space Test Program
SSIVP Specifications
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Main Assembly
• Mass: ~9.5lbs
Power Interface 
• Max SSIVP (All Cameras / Full Processing): 30.22 W
• Nominal Power: 26.10 W
• Min (Cameras Off): 17.02 W
Data Interface
• Data rate: 931Kbaud / 737.28 kbps
• Average throughput: 737.28 kbps / 2 kbps
Debug Interface
• Capped for flight: Debug signals for 5 CSPv1s UART, 1 
uCSP UART, Power Good, Heart beat and 2 JTAG Ports, 
3 total connectors
Additional Views
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SSIVP Hardware
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Power Card
Design card to 
provide regulation 
to entire STP-
H6/SSIVP flight unit
Smart Module 
Prototype for 
Smart Module 
Designs, features
GaN Sub-
Experiment, 
accelerometer, 
RTDs and µCSP
SSIVP Backplane
Design supports specific 
topology for 5 CSPv1 cards 
and smart module with µCSP
CSPv1 Rev. B
Original CSPv1 
flight card
CSPv1 Rev. C
Even more rad-
hard successor
SSIVP Software
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Flight Software
• CSPv1 flight software is Wumbo Linux, 
lightweight, custom operating system, based 
on Xilinx’s Linux kernel fork and BusyBox
• Wumbo Linux is developed using Buildroot
CFS Applications 
• Collection of adopted and custom 
cFS applications 
SBD (Software Bus Distributed)
• Augmented version of  cFE/SB 
• Adds inter-node comm. support to cFE’s
messaging system
• Uses peer discovery and publish/subscribe 
msg features in OMG’s RTPS protocol
OMG – Object Management Group  RTPS - Real-time Publish/Subscribe
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Network Topology 
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Two Network Architecture
• Primary network connects CSPv1 nodes with 
point-to-point differential signals 
• Secondary network connects CSPv1 nodes with 
point-to-point, single-ended signals
Asymmetric Bandwidth 
• Primary network is designed to optimize
communication for scatter-gather applications
• Camera nodes have more transmission bandwidth
• Head node has more receiving bandwidth
Reconfigurable Network  
Networking interface reside in Zynq FPGA and can be
reconfigured post-launch
Custom Design 
Custom networking interface, called Sabo-Link, 
leverages SerDes resources in Zynq FPGA for high-
performance serial communication 
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Parallel Computing
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Goal of SSIVP to enable Super Computing concepts with 
high-performance, parallel, and distributed computing 
Enables High-Performance Computing
• Network driver support for native networking applications 
including OpenMPI
• Libraries and resources for OpenMP and NEON
Advanced Acceleration Framework 
• Includes frameworks for inter-node communication and FPGA-
based hardware acceleration
• Acceleration stack includes an FPGA-based image or video 
hardware accelerator, DMA-engine character device driver, and 
custom userspace library, called libaccel
Partial Reconfiguration 
• Partial Reconfiguration is used to alternate between FPGA 
sub-designs at runtime
Results by Application Phase
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Speedup due to parallelization
Speedup due to hardware acceleration
Results by Node Number 
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Near-linear speedup with number of nodes
Significant gains with hardware acceleration
Performance benefits with caches enabled
(reliability trade-off consideration)
Dependable Computing
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Hybrid Adaptive 
Reconfigurable Fault Tolerance
• Framework for Adaptive Fault-Tolerance
on FPGA-based Hybrid SoCs
• Realize fault-tolerant strategy to apply over both 
fixed and reconfigurable architectures of SoC 
Modes in CPU and FPGA Subsystems
• Adapt processor cores for symmetric 
multiprocessing (SMP) or asymmetric 
multiprocessing (AMP)
• Adapt FPGA partial reconfiguration partitions with 
HW accelerators or soft processors in simplex, 
duplex, or triplex redundancy schemes
Environmentally Responsive
Adapt to dynamic upset rate by repurposing system 
resources for reliability or performance
Reliability Mode 1
HPS in AMP mode
SPS has 1 simplex accel. & 1 duplex soft-core
0
2 simplex soft-core
High-Performance Mode
S
3 erators
2
triplex soft-core
Partial
Reconfiguration
Partition 0
Partial
Reconfiguration
Partition N–1
· · ·
Core0 Core1
Soft Core
Soft Core
Soft Core
Aux liary
Auxiliary
Auxilia y
Concept of Operation
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South Atlantic Anomaly
GaN PoL Sub-Experiment
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Why GaN?
• Existing rad-hard PoL converters can 
be large, expensive, and inefficient
• GaN devices allow for efficient, high-
frequency operation in small, 
radiation resistant packages
• SSIVP will evaluate several GaN
HEMTs and controllers
High Density High Reliability
Minimal Filtering 
Requirements
Small Transistor 
Footprint
Low Switching Losses
Low Conduction Losses
Operation to Full-
Rated Voltage
Wide Thermal Range
Radiation Resistant
Low Voltage Gate 
Operation
2 Synchronous 
Buck Controllers 
LTC3833
3 GaN
HEMTs
6 Board
Combos
LM25141-Q1
EVG100E15 EPC2014CFBG04N08A
Conclusions
• Major challenges lie ahead
o Escalating app demands in harsh environments
o Tightening constraints of platform, budget, process
o Necessitates adeptly doing more with less
• High-performance experiments on STP-H6
o Focus upon validating scalability of CSPv1 flight design
• Submit compute intensive parallel jobs to onboard system
o Download exciting science and technology results
• Record vital heath & status, images, and upset rates
o Push bounds of possibility in space
• Demonstrate experimental technology and 
methods in space with secondary objectives
26
More information?  
Dr. Alan D. George (PI), Department Chair, R&H Mickle Endowed Chair,
Full Professor, and NSF CHREC Center Director
NSF Center for High-performance Reconfigurable Computing (CHREC)
ECE Department, University of Pittsburgh
1238D Benedum Hall, 3700 O’Hara Street Pittsburgh, PA 15261 412-624-9664
Email: alan.george@pitt.edu or alan.george@chrec.org
Christopher Wilson, SSIVP Experiment Manager
Email: christopher.wilson@chrec.org
Gary Crum, Aerospace Technologist - Data Systems
Code 587 - Science Data Processing Branch
NASA Goddard Space Flight Center
Building 23, Room W315 Greenbelt, MD 20771
Office: (301) 286-3713
Email: gary.a.crum@nasa.gov
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Questions?
